_            _    _        _         _
      /\ \         /\ \ /\ \     /\_\      / /\
      \_\ \       /  \ \\ \ \   / / /     / /  \
      /\__ \     / /\ \ \\ \ \_/ / /     / / /\ \__
     / /_ \ \   / / /\ \ \\ \___/ /     / / /\ \___\
    / / /\ \ \ / / /  \ \_\\ \ \_/      \ \ \ \/___/
   / / /  \/_// / /   / / / \ \ \        \ \ \
  / / /      / / /   / / /   \ \ \   _    \ \ \
 / / /      / / /___/ / /     \ \ \ /_/\__/ / /
/_/ /      / / /____\/ /       \ \_\\ \/___/ /
\_\/       \/_________/         \/_/ \_____\/
openroad 26Q3
Dependencies: abseil-cpp@20250814.1 boost@1.89.0 cudd@3.0.0 eigen@3.4.0 fmt@12.1.0 glpk@5.0 gmp@6.3.0 lemon-graph@1.3.1.1 libomp@22.1.8 mpfr@4.2.2 or-tools@9.15 protobuf@6.31.1 python@3.12.12 qtcharts@5.15.17 qtimageformats@5.15.17 qtsvg@5.15.17 qtwayland@5.15.18 re2@2024-07-02 scip@10.0.1 spdlog@1.17.0 tcl@8.6.12 yaml-cpp@0.9.0 zlib@1.3.1
Channel: guix
Location: gnu/packages/electronics.scm (gnu packages electronics)
Home page: https://theopenroadproject.org/
Licenses: Modified BSD
Build system: qt
Synopsis: Collection of tools for semiconductor digital design
Description:

OpenROAD is an EDA toolkit for RTL to GDS design flows. It provides all necessary steps from VLSI designs to implement integrated chip physical designs, from RTL design to synthesized Verilog and routed layout. It includes tools for floorplanning, placement, clock tree synthesis, routing, parasitic extraction, and timing analysis.

Total packages: 1