Enter the query into the form above. You can look for specific version of a package by using @ symbol like this: gcc@10.
API method:
GET /api/packages?search=hello&page=1&limit=20
where search is your query, page is a page number and limit is a number of items on a single page. Pagination information (such as a number of pages and etc) is returned
in response headers.
If you'd like to join our channel search send a patch to ~whereiseveryone/toys@lists.sr.ht adding your channel as an entry in channels.scm.
Xyce is a SPICE-compatible, high-performance analog circuit simulator, capable of solving extremely large circuit problems by supporting large-scale parallel computing platforms. It also supports serial execution.
This package contains the official KiCad 3D model libraries.
The Dirtywave M8 Tracker is a portable sequencer and synthesizer, featuring 8 tracks of assignable instruments such as FM, waveform synthesis, virtual analog, sample playback, and MIDI output. It is powered by a Teensy micro-controller and inspired by the Gameboy tracker Little Sound DJ. m8c is a client for M8 Headless which allows one to install the M8 firmware on any Teensy.
Surf is a python library with support functions for VHDL gateware digital design. It provides implementation modules compatible with FPGA and ASIC design.
This package can create project files for supported tools and run them in batch or GUI mode. All EDA tools such as Icarus, Yosys, ModelSim, Vivado, Verilator, GHDL, Quartus etc get input HDL files (Verilog and VHDL) and some tool-specific files (constraint files,memory initialization files, IP description files etc). Together with the files, perhaps a couple of Verilog `defines, some top-level parameters/generics or some tool-specific options are set.
lctime extracts timing and power characteristics of CMOS standard-cells. It simulates the netlists of the cells with ngspice and writes the characterization result in a liberty library file.
OpenSTA is an EDA gate level static timing verifier. As a stand-alone executable it can be used to verify the timing of a design using standard file formats.
python-klayout is a standalone Python API of KLayout. This library supports OASIS and GDS2 file formats, editing of mask layouts, and verification such as DRC and LVS.
Magic is an interactive EDA layout tool. It can run DRC and LVS tests and can assist with automatic routing.
This package provides the look and feel of Python unit testing to cocotb, removing the need of manipulating Makefiles.
PyRTL provides a collection of classes for Pythonic RTL-level design, simulation, tracing, and testing, suitable for teaching and research.
Kicad is a program for the formation of printed circuit boards and electrical circuits. The software has a number of programs that perform specific functions, for example, pcbnew (Editing PCB), eeschema (editing electrical diagrams), gerbview (viewing Gerber files) and others. To use SQLite-backed database libraries, install the optional sqliteodbc package.
The codePyVcd Python library writes VCD files as specified in IEEE 1364-2005.
Sch-rnd is a standalone and workflow agnostic schematics capture tool for PCB, part of the RiNgDove EDA suite.
The liberty-parser Python library provides a parser and data structures for the Liberty format, a standard file format used in EDA for example for timing information of digital circuits.
VUnit features the functionality needed to realize continuous and automated testing of HDL code.
Project Trellis is a Nextpnr backend compatible with ECP5 FPGAs. The following features are currently available:
logic slice functionality, including carries
distributed RAM inside logic slices
all internal interconnect
basic IO, including tristate
block RAM, using inference or manual instantiation
multipliers using manual instantiation
global networks and PLLs
transcievers (DCUs.)
Comedilib is a user-space library that provides a developer-friendly interface to Comedi devices. Comedi is a collection of drivers for a variety of common data acquisition plug-in boards. The drivers are implemented as a core Linux kernel module providing common functionality and individual low-level driver modules.
Libserialport is a minimal shared library written in C that is intended to take care of the OS-specific details when writing software that uses serial ports.
lln-libparse is a SWIG-based Python wrapper around Yosys' libparse, enabling dotlib file parsing.
Qucs-S provides a fancy graphical user interface for a number of popular circuit simulation engines. The package contains libraries for schematic capture, visualization and components. The following simulation kernels are supported:
Ngspice (recommended)
Xyce
SpiceOpus
Qucsator (non-SPICE)
This package provides a dependency management tool for hardware projects.
Horizon is an EDA package supporting an integrated end-to-end workflow for PCB design, including from parts management and schematic entry to gerber export.
sby is an EDA front-end program for Yosys-based formal hardware verification flows.